Harris Semiconductor



No. AN9616 August 1996

Harris Wireless

Programming the HSP3824

Author: John Fakatselis

Introduction



This application note serves as a firmware designers manual for the PRISM[™] HSP3824 baseband processor. The note groups the programmable registers and their bit content by

function. This note can serve as a quick reference for code development and system test and modification by function.

SW Overview

The HSP3824 offers flexibility for various system configurations through its programmable features. Among other the user has many options to control synchronization time, link protocol formats, data rates, performance thresholds, and visibility to internal modem parameters and status.

Preamble/Header

These configuration registers include preamble generation, transmit header modes and receive header modes. Preamble and header can be either generated internally from the HSP3824 or can be received from an external source i.e. a network processor.

Modem Configuration

These configuration registers include configuration for transmitter and receiver modem. The transmit and receive symbol rates, scrambler configuration, PN code configuration and antenna selection are also programmed through these registers.

I/O Configuration

These configuration registers include configuration of active signal levels (polarity) of HSP3824 I/O signals and set up of other miscellaneous I/O signal parameters. This is to provide flexibility and minimize glue logic to external circuits if there is a signal polarity issue.

Test Port Configuration

These configuration registers include configuration for selection of internal HSP3824 signals and/or data to become available at the Test Port pins. These signals can be useful during debugging, regulatory compliance testing as well as to design enhanced external algorithms to improve overall radio performance.

Threshold Settings

These configuration registers include a number of configurable threshold settings. They cover, Received Signal Strength Indication and Clear Channel Assessment threshold parameters, as well as, received signal quality thresholds used during acquisition and data tracking. By setting these acquisition and tracking thresholds, the user can define the desired modem performance i.e. set the probability of detection vs. the probability of false alarm ratio.

A/D Calibration

These configuration registers include configuration data to activate the A/D level adjustment circuit of the HSP3824. This circuit is designed to maximize utilization of the A/D dynamic range. This programmable circuit tries to keep the A/Ds close to saturation.

Modem Status

These configuration registers include information that represent both control and status registers (read-only). The status components indicate the real time state of the modem operation.

Signal Status

These configuration registers include information that represent modem parameter (read-only) registers. These modem status components are updated real time. They can be used to design external SW or HW algorithms to improve overall modem performance. In addition this set of registers provide information on the link protocol (header) that is presently in use.

Description of Configuration Register Assignments by Function.

The following paragraphs describe the configuration register (CR) content of the programmable HSP3824 registers. The bits within the CR that define the particular function or data are also indicated. The CR description and references below are broken by the primary HSP3824 programmable functional groups which are:

- Preamble/ header.
- Modem configuration
- I/O configuration
- Test Port configuration
- Threshold settings
- A/D calibration
- Modem status
- · Signal status

This can serve as a quick reference to program or to modify registers by function. Refer also to the HSP3824 data sheet for description of the hardware algorithms at its appropriate sections. An example of a default set up is also attached to this note.

Preamble/Header

Preamble Generation CR3<2:2>

This control bit is used to select the origination of the Preamble/Header information. The preamble and header can be either generated internally by the HSP3824 or from an external source.

Transmit Mode CR0<4:3>

These control bits are used to select one of the four Preamble Header modes for transmitting data. The four modes contain different combinations of fields.

CR0<4:3> Header Contents

- 00 SFD, field
- 01 SFD and CRC16, fields
- 10 SFD, Length and CRC16, fields
- 11 SFD, Signal, Length and CRC16, fields

Receive Mode CR2<1:0>

These control bits are used to select one of four Preamble Header modes for receiving data.

CR2<1:0> Header Contents

- 00 SFD
- 01 SFD and CRC16
- 10 SFD, Length and CRC16
- 11 SFD, Signal, Length and CRC16

Transmit Preamble Length CR56<7:0>

This control register defines the Preamble length field value.

Start Frame Delimiter Definition CR49<7:0> CR50<7:0>

These control registers contain the Start Frame Delimiter used for both the Transmit and Receive header. This field is the address field for each individual receiver within the network.

Start Frame Delimiter Timer Enable CR0<2:2>

This control bit is used to enable the Start Frame Delimiter timer. If the timer expires before the SFD has been detected, the HSP3824 returns to acquisition mode. The search time is defined by the start frame delimiter value registers.

Start Frame Delimiter Value CR41<7:0>

This control register contains the number of symbol periods for the demodulator to search for a SFD in a receive header before returning to acquisition mode.

Data Field Counter Enable CR0<1:1>

This control bit is used to enable/disable counting the number of data bits in the length field embedded in the header. The HSP3824 returns to acquisition mode at the end of the count as defined by the "Length" field of the header. This can only be used in header modes 2 and 3.

CRC Check Enable CR2<5:5>

This control bit is used to enable/disable the CRC16 check on the received Header.

Modem Configuration

TRANSMIT CONFIGURATION

Chips per Symbol CR3<6:5>

These control bits are used to select the number of chips per symbol used in the I and Q transmit paths.

CR3<6:5>	00	01	10	11
Chips/Symbol	11	13	15	16

Rate Divisor CR3<4:3>

These control bits are used to select the divide ratio required to achieve the required data rate (refer to the HSP3824 data sheet).

CR3<4:3>	00	01	10	11
Divisor	2	4	8	16

Antenna Select CR0<7:7>

This control bit is used to select the transmit antenna (halfduplex mode only).

Modulation CR3<1:1>

This control bit is used to select the signal modulation type for the transmit packet.

Spread Sequence CR13<7:0> CR14<7:0>

These control registers contain the spreading code for the I and Q transmit paths.

RECEIVE CONFIGURATION

Chips per Symbol CR2<7:6>

These control bits are used to select the number of chips per symbol used in the I and Q receive paths.

CR2<7:6>	00	01	10	11
Chips/Symbol	11	13	15	16

Rate Divisor CR2<4:3>

These control bits are used to select the divide ratio required for the desired receive data rate.

CR2<4:3>	00	01	10	11
Divisor	2	4	8	16

Antenna Select CR0<6:6>

This control bit is used to select the receive antenna (single antenna mode only).

Modulation CR3<0:0>

This control bit is used to select the signal modulation type for the receive packet.

Spread Sequence CR20<7:0> CR21<7:0>

These control registers contain the despreading code for the I and Q receive paths.

Scrambler Taps CR16<6:0>

This control register contains the tap configuration for the transmit scrambler / receive descrambler.

Scrambler Seed CR15<6:0>

This control register contains the seed value for the transmit scrambler / receive descrambler.

Antenna Operation CR0<5:5>

This control bit is used to select between full duplex and half duplex operation.

Antenna Mode CR2<2:2>

This control bit is used to select single or dual antenna mode.

I/O Configuration

Allow Microprocessor Rate Change CR1<7:7>

This control bit is used to enable/disable constant data rates to the external processor that receives the demodulated data from the HSP3824. Rate changes from DBPSK to DQPSK within the same packet can be programmed to be transparent to the external processor.

Invert Transmit Clock Phase CR9<0:0>

This control bit is used to select the phase of the transmit output clock.

Assert TX_RDY Clock Count CR1<6:2>

These control bits are used to define the number of clocks before the first data bit that TX_RDY will be asserted.

ACTIVE SIGNAL LEVELS

These components allow the user to invert the sense of certain signals available as pins on the HSP3824.

MAC Data Ready (MD_RDY) CR9<6:6>

This control bit is used to select the active level of the MD_RDY signal.

Clear Channel Assessment (CCA) CR9<5:5>

This control bit is used to select the active level of the CCA signal.

Energy Detect (ED) CR9<4:4>

This control bit is used to select the active level of the ED signal.

Carrier Sense (CRS) CR9<3:3>

This control bit is used to select the active level of the CRS signal.

Transmit Data Ready (TX_RDY) CR9<2:2>

This control bit is used to select the active level of the TX_RDY signal.

Transmit Power Enable (TX_PE) CR9<1:1>

This control bit is used to select the active level of the TX_PE signal.

Test Port Configuration

Test Mode CR4<7:0>

The HSP3824 provides the capability to access a number of internal signals and/or data through the test port pins TEST 0-7 and TEST_CLK. The TEST_CLK is selected given the data that is clocked out from TEST 0-7 port. TX_CLK is intended to be used to clock the TEST 0-7 data from the HSP3824.

(0) Normal Operation Mode

- <7:7> Carrier Sense (CRS)
- <6:6> Energy Detect (ED)
- <5:3> Reserved
- <2:2> Initial Detect
- <1:0> Reserved
- TEST_CLK Internal TX Clock (TX chip rate)

(1) Correlator Test Mode

<7:0> Correlator Magnitude (PN correlator) TEST_CLK Internal TX Clock (TX chip rate)

(2) Frequency Test Mode

<7:0> Frequency offset Register

TEST_CLK Subsample Clock (Rx symbol rate)

(3) Phase Test Mode

<7:0> Phase (instantenous I,Q) TEST_CLK Subsample Clock (Rx symbol rate)

(4) NCO Test Mode

<7:0> Phase Accum Register (8 most significant bits) TEST_CLK Subsample Clock (Rx symbol rate)

(5) SQ Test Mode

<7:0> Signal Quality (SQ) Phase Variance (8 most significant bits)

TEST_CLK Load Signal Quality Signal

(6) Bit Sync Test Mode 1

<7:0> Bit Sync Accum TEST_CLK Internal RX Clock

(7) Bit Sync Test Mode 2

<7:0> SQ Bit Sync Reference Data (8 most significant bits) TEST_CLK Load SQ Signal

(8) A/D Cal Test Mode

<7:7> Carrier Sense (CRS) <6:6> Energy Detect (ED) <5:5> Reserved <4:0> A/D Calibrate TEST_CLK (Internal RX Clock)

Threshold Settings

Received Signal Strength Indication (RSSI) CR19<5:0>

These control bits are used to specify the RSSI threshold for measuring and generating the energy detect (ED) signal. When RSSI exceeds this threshold, ED is declared.

Clear Channel Assessment Timer CR17<7:0>

This control register is used to configure the period of the time-out threshold of the CCA watchdog timer.

Clear Channel Assessment Cycle CR18<7:0>

This control register is used to configure how many times the CCA timer is allowed to reach its maximum count before it declares that the channel is clear (independent of the actual energy measured in the channel).

Enable 1/4 Chip Adjust During Acquisition/Data CR5<6:6>

This control bit is used to enable/disable 1/4 chip timing adjustments during acquisition or data. The default is 1/2 chip adjustments.

Receive Bit Synch Amplitude (Acquisition/Data) CR22<7:0> CR23<7:0>

These control registers are used to specify the bit synch amplitude quality threshold used for acquisition and for data. See typical values in the HSP3824 data sheet.The received signal must be above this programmable value to be declared valid.

Receive Phase Variance (Acquisition/Data) CR30<7:0> CR31<7:0>

These control registers are used to specify the phase variance quality threshold used for acquisition and for data. See typical values in the HSP3824 data sheet. The received signals phase variance has to be less than this programmable value to be declared as valid signal.

A/D Calibration

Reference Value CR1<1:1>

This control bit is used to select whether internal A/D calibration circuit is active or not and if not, sets the reference to mid-scale.

Last Value CR1<0:0>

This control bit is used to select whether internal A/D calibration circuit is held at its most recent value.

Positive Increment Adjust CR11<7:0>

This control register contains the value used for positive increments of the level adjusting circuit of the A/D reference. These positive increment steps define how fast the A/D will be driven to saturation.

Negative Increment Adjust CR12<7:0>

This control register contains the value used for negative increments of the level-adjusting circuit of the A/D reference. These negative increments define the back off step size from when the A/D reaches saturation.

Modem Status

Transmit Ready (TX_RDY) CR7<7:7>

This status bit indicates the status of the TX_RDY output pin. It is only used when the Preamble/Header is generated internally within the HSP3824.

Antenna CR7<6:6>

This status bit indicates the antenna selected by the device (status of the ANTSEL pin) during antenna diversity.

Clear Channel Assessment (CCA) CR7<5:5>

This status bit indicates the status of the Clear Channel Assessment output pin.

Carrier Sense (CRS) CR7<4:4>

This status bit indicates the status of Carrier Sense (or PN lock).

RSSI vs. Threshold CR7<3:3>

This status bit indicates whether the RSSI signal is above or below threshold (or energy detect (ED)).

MAC Data Ready (MD_RDY) CR7<2:2>

This status bit indicates the status of the MD_RDY output pin. It signals that a valid Preamble/Header has been received and that the next available bit on the RXD bus will be the first data packet bit.

Transmit Power Enable (TX_PE) CR7<1:1>

This status bit indicates whether the external device has acknowledged that the channel is clear for transmission (or status of the TX_PE pin).

Valid CRC16 CR7<0:0>

This status bit indicates whether a valid CRC16 has been calculated for the Header information. The CRC16 does not cover the preamble bits or the data packet.

Packet Status CR8<7:7>

This status bit indicates whether a valid packet has been received. This is meaningful only when the device operates under the full protocol (mode 3).

Start Frame Delimiter Search Timer CR8<6:6>

This status bit indicates the status of the SFD search timer.

Modulation Type CR8<5:5>

This status bit indicates the modulation type for the data packet. Preamble and Header data are always at 1MBPS.

Signal Status

TRANSMIT PREAMBLE INFORMATION

Service Field CR51<7:0>

This control register contains the value of the service field to be transmitted in a Header.

Length Field CR52<7:0> CR53<7:0>

These control registers contain the value of the length field to be transmitted. It indicates the number of bits transmitted in the data packet.

CRC16 Field CR54<7:0> CR55<7:0>

These status registers indicate the calculated CRC16 for the transmitted header.

RECEIVE PREAMBLE INFORMATION

Service Field CR44<7:0>

This status register contains the value of the service field received in a Header.

Length Field CR45<7:0> CR46<7:0>

These status registers contain the value of the length field of the received packet. It indicates the number of bits transmitted in the data packet.

CRC16 Field CR47<7:0> CR48<7:0>

These status registers indicate the received CRC16 for the received header.

SIGNAL FIELD

BPSK CR42<7:0>

This control register contains the 8-bit value indicating that the data packet modulation is DBPSK.

QPSK CR43<7:0>

This control register contains the 8-bit value indicating that the data packet modulation is DQPSK.

RECEIVE SIGNAL QUALITY INDICATORS

Bit Synch Amplitude Acquisition CR24<6:0> CR25<7:0>

These status registers contain the measured bit synch amplitude signal quality during acquisition.

Bit Synch Amplitude Data CR28<6:0> CR29<7:0>

These status registers contain the measured bit synch amplitude signal quality during data tracking.

Phase Variance Acquisition CR32<7:0> CR33<7:0>

These status registers contain the measured phase variance signal quality during acquisition.

Phase Variance Data CR36<7:0> CR37<7:0>

These status registers contain the measured phase variance signal quality during data tracking.

RSSI Value CR10<5:0>

These status bits contain the value of the RSSI analog input signal from the on-chip ADC. This register is updated at the chip rate divided by 11.

Receive Signal Quality for Best Antenna Dwell CR38<7:0>

This status register contains the bit synch amplitude signal quality measurement derived from the Bit Synch signal quality stored in the CR28-29 registers of the HSP3824. This value is the result of the signal quality measurement for the best antenna dwell in the antenna diversity mode.

DEFAULT CONFIGURATION

Table 1 contains a set of default configuration values that can be used for QPSK and BPJK modulation. These values can be initially used for systems test and then modified as appropriate, per each application. The default configuration table is followed by the detail description of all the available registers of the HSP3824.

REGISTER	NAME	TYPE	REG ADDR IN HEX	QPSK	BPSK
CR0	MODEM CONFIG. REG A	R/W	00	3C	64
CR1	MODEM CONFIG. REG B	R/W	04	00	00
CR2	MODEM CONFIG. REG C	R/W	08	07	24
CR3	MODEM CONFIG. REG D	R/W	0C	04	07
CR4	INTERNAL TEST REGISTER A	R/W	10	00	00
CR5	INTERNAL TEST REGISTER B	R/W	14	00	00
CR6	INTERNAL TEST REGISTER C	R	18	Х	Х
CR7	MODEM STATUS REGISTER A	R	1C	Х	Х
CR8	MODEM STATUS REGISTER B	R	20	Х	Х
CR9	I/O DEFINITION REGISTER	R/W	24	00	00
CR10	RSSI VALUESTATUS REGISTER	R	28	Х	Х
CR11	ADC_CAL_POS REGISTER	R/W	2C	01	01
CR12	ADC_CAL_NEG REGISTER	R/W	30	FD	FD
CR13	TX_SPREAD SEQUENCE(HIGH)	R/W	34	05	05
CR14	TX_SPREAD SEQUENCE (LOW)	R/W	38	B8	B8
CR15	SCRAMBLE_SEED	R/W	3C	7F	7F
CR16	SCRAMBLE_TAP (RX AND TX)	R/W	40	48	48
CR17	CCA_TIMER_TH	R/W	44	2C	2C
CR18	CCA_CYCLE_TH	R/W	48	03	03
CR19	RSSI_TH	R/W	4C	1E	1E
CR20	RX_SPREAD SEQUENCE (HIGH)	R/W	50	05	05
CR21	RX_SREAD SEQUENCE (LOW)	R/W	54	B8	B8
CR22	RX_SQ1_ IN_ACQ (HIGH) THRESHOLD	R/W	58	01	01
CR23	RX-SQ1_ IN_ACQ (LOW) THRESHOLD	R/W	5C	E8	E8
CR24	RX-SQ1_OUT_ACQ (HIGH) READ	R	60	Х	Х
CR25	RX-SQ1_OUT_ACQ (LOW) READ	R	64	Х	Х
CR26	RX-SQ1_ IN_DATA (HIGH) THRESHOLD	R/W	68	0F	0F
CR27	RX-SQ1-SQ1_ IN_DATA (LOW) THRESHOLD	R/W	6C	FF	FF
CR28	RX-SQ1_OUT_DATA (HIGH)READ	R	70	Х	Х
CR29	RX-SQ1_OUT_DATA (LOW) READ	R	74	Х	Х
CR30	RX-SQ2_ IN_ACQ (HIGH) THRESHOLD	R/W	78	00	00

TABLE 1. CONTROL REGISTER VALUES FOR SINGLE ANTENNA ACQUISITION

REGISTER	NAME	ТҮРЕ	REG ADDR IN HEX	QPSK	BPSK
CR31	RX-SQ2- IN-ACQ (LOW) THRESHOLD	R/W	7C	CA	CA
CR32	RX-SQ2_OUT_ACQ (HIGH) READ	R	80	Х	Х
CR33	RX-SQ2_OUT_ACQ (LOW) READ	R	84	Х	Х
CR34	RX-SQ2_IN_DATA (HIGH)THRESHOLD	R/W	88	09	09
CR35	RX-SQ2_ IN_DATA (LOW) THRESHOLD	R/W	8C	80	80
CR36	RX-SQ2_OUT_DATA (HIGH) READ	R	90	Х	Х
CR37	RX-SQ2_OUT_DATA (LOW) READ	R	94	Х	Х
CR38	RX_SQ_READ; FULL PROTOCOL	R	98	Х	Х
CR39	RESERVED	W	9C	00	00
CR40	RESERVED	W	A0	00	00
CR41	UW_Time Out_LENGTH	R/W	A4	90	90
CR42	SIG_DBPSK Field	R/W	A8	0A	0A
CR43	SIG_DQPSK Field	R/W	AC	14	14
CR44	RX_SER_Field	R	В0	Х	Х
CR45	RX_LEN Field (HIGH)	R	B4	Х	Х
CR46	RX_LEN Field (LOW)	R	B8	Х	Х
CR47	RX_CRC16 (HIGH)	R	BC	Х	Х
CR48	RX_CRC16 (LOW)	R	CO	Х	Х
CR49	UW -(HIGH)	R/W	C4	F3	F3
CR50	UW _(LOW)	R/W	C8	A0	A0
CR51	TX_SER_F	R/W	CC	00	00
CR52	TX_LEN (HIGH)	R/W	D0	FF	FF
CR53	TX_LEN(LOW)	R/W	D4	FF	FF
CR54	TX_CRC16 (HIGH)	R	D8	Х	Х
CR55	TX_CRC16 (LOW)	R	DC	Х	Х
CR56	TX_PREM_LEN	R/W	E0	80	80

Control Registers, Address and Bit Location Specification

The following tables describe the function of each control register along with the associated bits in each control register.

CONFIGURATION REGISTER 0 ADDRESS (0h) MODEM CONFIGURATION REGISTER A

Bit 7	Logi	This bit selects the transmit antenna, controlling the output ANT_SEL pin. It is only used in half duplex mode. (Bit 5 = 0) Logic 1 = Antenna A. Logic 0 = Antenna B.					
Bit 6	Logi	In single antenna operation this bit is used as the output of the ANT_SEL pin. In dual antenna mode this bit is ignored. Logic 1 = Antenna A. Logic 0 = Antenna B.					
Bit 5	ANT inac Logi	_SEL pin re	flects the sett uplex operation olex.	ing of CR0 bit	ull duplex and half duplex operation. If set for full duplex operation, the t7 when TX_PE is active and reflects the receiver's choice when TX_PE is SEL pin always reflects the receiver's choice antenna.		
Bit 4, 3	and	header are l	DBPSK for al	I modes of op	the four input Preamble Header modes for transmitting data. The preamble beration. Mode 0 is followed by DBPSK data. For modes 1-3, the data can . This is a "don't care" if the header is generated externally.		
	Ιſ	MODE	BIT 4	BIT 3	MODE DESCRIPTION		
		0	0	0	Preamble with SFD Field.		
		1	0	1	Preamble with SFD, and CRC16.		
		2	1	0	Preamble with SFD, Length, and CRC16.		
		3	1	1	Full preamble and header.		
Bit 1	head cour Logi	der modes 2 nt. If length fi	and 3. Then ield is 0000h, e Length Time	according to t modem will r	er of data bits per the length field embedded in the header. Only used in the count it returns the processor into its acquisition mode at the end of the reset at end of SFD regardless of this bit setting.		
Bit 0	Unu	sed don't ca	re.				
	со	NFIGURATI	ION REGIST	ER 1 ADDRE	SS (04h) MODEM CONFIGURATION REGISTER B		
Bit 7	is m	odulated in D	QPSK. This	bit is used if th	and TXLK rates constant for preamble and data transfers even if the data ne external processor can not accommodate rate changes. This is an active e and the BPSK header bits are double clocked.		
Bit 6, 5, 4, 3, 2	These control bits are used to define a binary count (N) from 0 - 31. This count is used to assert TX_RDY N - clocks (TXCLK) before the beginning of the first data bit. If this is set to zero, then the TX_RDY will be asserted immediately after the last bit of the Preamble Header.						
Bit 1	circu Logi	uit adjusts the c 1 = Refere	e reference v	oltage in real d-scale (fixed	cuit sets the reference to mid-scale. When inactive then the calibration time to optimize I, Q levels. I).		
Bit 0	Whe	en active the	A/D calibration	on circuit is he	eld at its last value.		

Bit 7, 6	These control bits a filter correlators (se	are used to select the numbe ee table below).	er of chips per s	symbol used i	n the I and Q paths of th	e receiver matcl
		CHIPS PER SYMBOL	BIT	7	BIT 6]
		11	0		0	
		13	0		1	
		15	1		0	
		16	1		1	
Bit 5 Bit 4, 3	and any packet err the carrier is lost of times out. Logic 1 = Disable r Logic 0 = Enable r These control bits determined by the	are used to select the divide	ed externally. T ets the device f e ratio for the d	The HSP3824 to the acquisit	will remain in the receiv ion mode, or if, in mode	ve mode until eithes 2 or 3, the leng
		MASTER CLOCK/N	BIT	4	BIT 3	1
		N = 2	0		0	
		N = 4	0		1	
		N = 8	1		0	
		N = 16	1		1	
Bit 2 Bit 1, 0	whether the moder bit 6 otherwise it re Logic 0 = Acquisitie Logic 1 = Acquisitie These control bits a includes different c for their networking • SFD field • CRC16 field	s the receiver into single or n scans antennas is controll flects the receiver's choice on processing is for dual an on processing is for single a are used to indicate one of t ombinations of Header field requirements. The Header (indicates the number of da	ed by this bit. I of antenna. tenna acquisiti intenna acquis he four Preami s. Users can cl fields that are	f in single ante on. ition. ble Header me hoose the mo combined to	enna mode, the ANT_S odes for receiving data. de with the fields that ar form the various modes	EL pin reflects C Each of the mode e more appropria
			BIT 0	BECEIV	E PREAMBLE - HEAD	
			0			
	0			Preamble, with SFD Field Preamble, with SFD, CRC16		
	0	0	1	,		
			-	Preamble, w)

Bit 7	Reserved (must set	to "0").						
Bit 6, 5	These control bits c table below).	These control bits combined are used to select the number of chips per symbol used in the I and Q transmit paths (see table below).						
		CHIPS PER	BIT 6	BIT 5				
		11	0	0				
		13	0	1				
		15	1	0				
		16	1	1				
Bit 4, 3		re used to select the divide of N is determined by the fo			per symbol)			
		MASTER	BIT 4	BIT 3				
		N = 2	0	0				
		N = 4	0	1				
		N = 8	1	0				
		N = 16	1	1				
Bit 1	This control bit is us 0 header, or mode Logic 1 = DBPSK n	e Preamble/Header informat ed to indicate the signal mod 3 and external header, this b nodulation for data packet.	ulation type for the trans	mitted data packet. When co	onfigured for mode			
Bit 0		nodulation for data packet. ed to indicate the signal mod er 2-bits 1 and 0.	ulation type for the receiv	ved data packet Used only w	vith header modes			
	CONFIGURA	TION REGISTER 4 ADDRE	ESS (10h) INTERNAL T	EST REGISTER A				
Bit 7 - 0	tored to fault isolate will result to the foll Pin 46 (TEST7): Ca Pin 45 (TEST6): En	re used to direct various inte the device at manufacturing owing signals becoming ava irrier Sense (CRS), a Logic ergy Detect (ED), a Logic 1 SI exceeds the threshold lev PN clock.	testing. During normal of ilable at the output test of 1 indicates PN lock. indicates that there is en	operation, the value 0h is re- bins of the device: nergy detected in the chann	commended. This			
		ON REGISTER 5 ADDRES						
Bits 7 - 0	These bits need to	be programmed to 0h. They	are used for manufactu	ring test only.				
	CONFIGURA	TION REGISTER 7 ADDRE	SS (1Ch) MODEM STA	TUS REGISTER A				
Bit 7	amble/Header data Logic 1: Indicates th data from the extern	e status of the TX_RDY out internally. hat the HSP3824 has comple hal source (i.e. MAC) to tran hat the HSP3824 is in the pr	eted transmitting Pream	ble header information and	is ready to accept			
Bit 6	This status bit indic	ates the antenna selected by	y the device.					

	CONFIGURATION REGISTER 7 ADDRESS (1Ch) MODEM STATUS REGISTER A (Continued)
Bit 5	This status bit indicates the present state of clear channel assessment (CCA) which is output pin 32. The CCA is being asserted as a result of a channel energy monitoring algorithm that is a function of RSSI, carrier sense, and time out counters that monitor the channel activity.
Bit 4	This status bit, when active indicates Carrier Sense, or PN lock. Logic 1: Carrier present. Logic 0: No Carrier Sense.
Bit 3	This status bit indicates whether the RSSI signal is above or below the programmed RSSI 6-bit threshold setting. This signal is referred as Energy Detect (ED). Logic 1: RSSI is above the programmed threshold setting. Logic 0: RSSI is below the programmed threshold setting.
Bit 2	This bit indicates the status of the output control pin MD_RDY (pin 34). It signals that a valid Preamble/Header has been received and that the next available bit on the TXD bus will be the first data packet bit. Logic 1: Envelopes the data packet as it becomes available on pin 3 (TXD). Logic 0: No data packet on TXD serial bus.
Bit 1	This status bit indicates whether the external device has acknowledged that the channel is clear for transmission. This is the same as the input signal TX_PE on pin 2. Logic 1 = Acknowledgment that channel is clear to transmit. Logic 0 = Channel is NOT clear to transmit.
Bit 0	This status bit indicates that a valid CRC16 has been calculated. The CRC16 is calculated on the Header information. The CRC16 does not cover the preamble bits. Logic 1 = Valid CRC16 check. Logic 0 = Invalid CRC16 check.

CONFIGURATION REGISTER 8 ADDRESS (20h) MODEM STATUS REGISTER B

Bit 7	This status bit is meaningful only when the device operates under the full protocol mode. Errors imply CRC errors of the header fields. Logic 0 = Valid packet received. Logic 1 = Errors in received packet.
Bit 6	This bit is used to indicate the status of the SFD search timer. The device monitors the incoming Header for the SFD. If the timer, times out the HSP3824 returns to its signal acquisition mode looking to detect the next Preamble and Header. Logic 1 = SFD not found, return to signal acquisition mode. Logic 0 = No time out during SFD search.
Bit 5	This status bit is used to indicate the modulation type for the data packet. This signal is generated by the header detection circuitry in the receive interface. Logic 0 = DBPSK. Logic 1 = DQPSK.
Bit 4	Unused, don't care.
Bit 3	Unused, don't care.
Bit 2	Unused, don't care.
Bit 1	Unused, don't care.
Bit 0	Unused, don't care.


CONFIGURATION REGISTER 9 ADDRESS (24h) I/O DEFINITION REGISTER

	This register is used to define the phase of clocks and other interface signals.
Bit 7	This bit needs to always be set to logic 0.
Bit 6	This control bit selects the active level of the MD_RDY output pin 34. Logic 1 = MD_RDY is active 0. Logic 0 = MD_RDY is active 1.

CONFIGURATION REGISTER 9 ADDRESS (24h) I/O DEFINITION REGISTER						
Bit 5	This control bit selects the active level of the Clear Channel Assessment (CCA) output pin 32. Logic 1 = CCA active 1. Logic 0 = CCA active 0.					
Bit 4	This control bit selects the active level of the Energy Detect (ED) output which is an output pin at the test port, pin 45. Logic 1 = ED active 0. Logic 0 = ED active 1.					
Bit 3	This control bit selects the active level of the Carrier Sense (CRS) output pin which is an output pin at the test port, pin 46. Logic 1 = CRS active 0. Logic 0 = CRS active 1.					
Bit 2	This control bit selects the active level of the transmit ready (TX_RDY) output pin 5. Logic 1 = TX_RDY active 0. Logic 0 = TX_RDY active 1.					
Bit 1	This control bit selects the active level of the transmit enable (TX_PE) input pin 2. Logic 1 = TX_PE active 0. Logic 0 = TX_PE active 1.					
Bit 0	This control bit selects the phase of the transmit output clock (TXCLK) pin 4. Logic 1 = Inverted TXCLK. Logic 0 = NON-Inverted TXCLK					
	CONFIGURATION REGISTER 10 ADDRESS (28h) RSSI VALUE REGISTER					

Bits 0 - 7	This is a read only regis is updated at (chip rate, Example:				nip 6-bit ADC. This re
			BITS (0:7)	RANGE	
		RSSI_STAT	76543210		
			00000000	00h (Min)	
			00111111	3Fh (Max)	

	CONFIGURATION REGISTER 11 ADDRESS (2ch) A/D CAL POS REGISTER					
Bits 0 - 7	Bits 0 - 7 This 8-bit control register contains a binary value used for positive increment for the level adjusting circuit of the reference. The larger the step the faster the level reaches saturation.					
	CONFIGURATION REGISTER 12 ADDRESS (30h) A/D CAL NEG REGISTER					
Bits 0 - 7 This 8-bit control register contains a binary value used for the negative increment for the level adjustit the A/D. The number is programmed as 256 - the value wanted since it is a negative number.						
	CONFIGURATION REGISTER 13 ADDRESS (34h) TX SPREAD SEQUENCE (HIGH)					
Bits 0 - 7	This 8-bit register is programmed with the upper byte of the transmit spreading code. This code is used for both the I and Q signalling paths of the transmitter. This register combined with the lower byte TX_SPREAD(LOW) generates a transmit spreading code programmable up to 16-bits. Code lengths permitted are 11, 13, 15, and 16. Right justified MSB first.					



Bits 0 - 7	RSSI exceeds the t	ns the value for the RSSI threshold ED is declared. grammable. Bits 7 an 6 of	ED indicates th	ne presence of	f energy in the channel.	
			MSB	LSB		1
		Bits (0:7)	7654	3210		1
			0000	0000	00h (Min)	1
		RSSI_STAT	0011	1111	3Fh (Max)]
	CONFIGURAT	TION REGISTER 20 ADD	RESS (50h) R	X SPREAD SI	EQUENCE (HIGH)	
Bits 0 - 7	I and Q signalling p	s programmed with the up baths of the receiver. This g code programmable up	register combin	ned with the lo	ower byte RX_SPRED(I	LOW) generates a
	CONFIGURAT	TION REGISTER 21 ADD	DRESS (54h) R	X SPREAD S	EQUENCE (LOW)	
Bits 0 - 7	I and Q signalling p	s programmed with the low aths of the receiver. This g code programmable up	register combin			
	CONFIGURATION REG	GISTER 22 ADDRESS (58	8h) RX SIGNA	L QUALITY 1	ACQ (HIGH) THRESH	OLD
Bits 0 - 7	acquisition. This reg signal quality measu the SQ2 threshold in	r contains the upper byte gister combined with the le urements made during ac n registers 30 and 31 for a robability of false alarm. S	lower byte repre equisition at eac acquisition. A lo	esents a 15-bit ch antenna dwe ower value on t	it threshold value for the ell. This threshold comp this threshold will increa	e bit sync amplitude parison is added with ase the probability o
	CONFIGURATION REG	GISTER 23 ADDRESS (50	Ch) RX SIGNA	L QUALITY 1	ACQ THRESHOLD (L	.OW)
Bits 0 - 7	acquisition. This reg	r contains the lower byte l gister combined with the u urement made during acc	upper byte repr	esents a 15-bi	it threshold value for the	
	CONFIGURATION I	REGISTER 24 ADDRESS	5 (60h) RX SIG		Y 1 ACQ READ (HIGH	l)
Bits 0 - 7	amplitude used for a	contains the upper byte b acquisition. This register o amplitude. This measuren	combined with	the lower byte	represents a 15-bit val	lue, representing the
	CONFIGURATION	REGISTER 25 ADDRESS	S (64h) RX SIC		Y 1 ACQ READ (LOW	/)
Bits 0 - 7	This register contains the lower byte bits (0 - 7) of the measured signal quality threshold for the bit sync amplitude used for acquisition. This register combined with the higher byte represents a 15-bit value, of the measured bit sync amplitude. This measurement is made at each antenna dwell and is the result of the best antenna.					
	CONFIGURATION REG	ISTER 26 ADDRESS (68	3h) RX SIGNAI	QUALITY 1	DATA THRESHOLD (I	HIGH)
Bits 0 - 7	This control register contains the upper byte bits (8-14) of the bit sync amplitude signal quality threshold used for drop lock decisions. This register combined with the lower byte represents a 15-bit threshold value for the bit sync amplitude signal quality measurements, made every 128 symbols. These thresholds set the drop lock probability. A higher value will increase the probability of dropping lock.					
	CONFIGURATION REG	ISTER ADDRESS 27 (60	Ch) RX SIGNA	QUALITY 1	DATA THRESHOLD (LOW)
Bits 0 - 7	-	r contains the lower byte b register combined with the	ne upper byte re	• •	• • •	

Bits 0 - 7	This status register contains the upper byte bits (8-14) of the measured signal quality of bit sync amplitude used for
	drop lock decisions. This register combined with the lower byte represents a 15-bit value, representing the measure signal quality for the bit sync amplitude. This measurement is made every 128 symbols.
со	NFIGURATION REGISTER 29 ADDRESS (74h) RX SIGNAL QUALITY 1 DATA THRESHOLD READ (LOW)
Bits 0 - 7	This register contains the lower byte bits (0-7) of the measured signal quality of bit sync amplitude used for drop loc decisions. This register combined with the lower byte represents a 16-bit value, representing the measured signal quality for the bit sync amplitude. This measurement is made every 128 symbols.
	CONFIGURATION REGISTER 30 ADDRESS (78h) RX SIGNAL QUALITY 2 ACQ THRESHOLD (HIGH)
Bits 0 - 7	This control register contains the upper byte bits (8-15) of the carrier phase variance threshold used for acquisition. This register combined with the lower byte represents a 16-bit threshold value for carrier phase variance measurement made during acquisition at each antenna dwell and is based on the choice of the best antenna. This threshold is use with the bit sync threshold in registers 22 and 23 to declare acquisition. A higher value in this threshold will increase the probability of acquisition and false alarm.
	CONFIGURATION REGISTER 31 ADDRESS (7Ch) RX SIGNAL QUALITY 2 ACQ THRESHOLD (LOW)
Bits 0 - 7	This control register contains the lower byte bits (0-7) of the carrier phase variance threshold used for acquisition.
	CONFIGURATION REGISTER 33 ADDRESS (84h) RX SIGNAL QUALITY 2 ACQ READ (LOW)
Bits 0 - 7	This status register contains the lower byte bits (0-7) of the measured signal quality of the carrier phase variance use for acquisition. This register combined with the lower byte generates a 16-bit value, representing the measured signal quality of the carrier phase variance. This measurement is made during acquisition at each antenna dwell and is base on the selected best antenna
	CONFIGURATION REGISTER 34 ADDRESS (88h) RX SIGNAL QUALITY 2 DATA THRESHOLD (HIGH)
Bits 0-7	This control register contains the upper byte bits (8-15) of the carrier phase variance threshold. This register combine with the lower byte represents a 16-bit threshold value for the carrier phase variance signal quality measurements made every 128 symbols.
	CONFIGURATION REGISTER 35 ADDRESS (8Ch) RX SIGNAL QUALITY 2 DATA THRESHOLD (LOW)
Bits 0-7	This control register contains the lower byte bits (0-7) of the carrier phase variance threshold. This register combine with the upper byte) represents a 16-bit threshold value for the carrier phase variance signal quality measurements made every 128 symbols.
	CONFIGURATION REGISTER 36 ADDRESS (90h) RX SIGNAL QUALITY 2 DATA READ (HIGH)
Bits 0-7	This status register contains the upper byte bits (8-15) of the measured signal quality of the carrier phase variance. This register combined with the lower byte represents a 16-bit value, of the measured carrier phase variance. This measurement is made every 128 symbols.
	CONFIGURATION REGISTER 37 ADDRESS (94h) RX SIGNAL QUALITY 2 DATA READ (LOW)
Bits 0-7	This register contains the lower byte bits (0-7) of the measured signal quality of the carrier phase variance. This register combined with the represents a 16-bit value, of the measured carrier phase variance. This measurement is made even 128 symbols.
	CONFIGURATION REGISTER ADDRESS 38 (98h) RX SIGNAL QUALITY 8-BIT READ
Bits 0 - 7	This 8-bit register contains the bit sync amplitude signal quality measurement derived from the 16-bit Bit Sync signal quality value stored in the CR28-29 registers. This value is the result of the signal quality measurement for the best antenna dwell. The signal quality measurement provides 256 levels of signal to noise measurement.
	CONFIGURATION REGISTER 39 ADDRESS RESERVED
	Reserved
	CONFIGURATION REGISTER 40 ADDRESS RESERVED
	Reserved

Bits 0 - 7		This register is programmed with an 8-bit value which represents the length of time for the demodulator to search for a SFD in a receive Header. Each bit increment represents 1 symbol period.				
	CONFIG	URATION REGISTER 42 A	DDRESS (A8h) DSBPSK SIG	NAL		
Bits 0 - 7	protocol operation at		data packet modulation is DB is used in the transmitted Sign a on the received Header.			
	CONFIG	GURATION REGISTER 43 A	DDRESS (ACh) DQPSK SIGI	NAL		
Bits 0 - 7	protocol operation at		e data packet modulation is D0 s used in the transmitted Signa e on the received header.			
	CONFIGURATIO	N REGISTER 44 ADDRESS	6 (B0h) RX SERVICE FIELD (RESERVED)		
Bits 0 - 7	J. J	s the detected received 8-bit e for future use and should b	value of the Service Field for t e always a 00h.	he Header. This field is	reserved for	
	CONFIGURA	TION REGISTER 45 ADDR	ESS (B4h) RX DATA LENGT	H (HIGH)		
Bits 0 - 7			ts 8-15) of the received Lengt umber of transmitted bits in th		Header. This	
	CONFIGURA	TION REGISTER 46 ADDR	ESS (B8h) RX DATA LENGT	H (LOW)		
Bits 0 - 7			he received Length Field contact transmitted bits in the data parts		is byte com-	
	CONFIG	URATION REGISTER 47 AI	DDRESS (BCh) RX CRC16 (H	ligh)		
Bits 0 - 7	lower byte represents		f the received CRC16 field He cting transmitted header. The gister 2.			
	CONFIG	URATION REGISTER 48 A	DDRESS (C0h) RX CRC16 (L	OW)		
Bits 0 - 7	upper byte represent		he received CRC16 field Hear ecting transmitted header. The gister 2.			
			MSB	LSB		
		RX_CRC16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0		
		RX_CRC16(HIGH)	7 6 5 4 3 2 1 0			
		RX_CRC16(LOW)		7 6 5 4 3 2 1 0		
		NOTE: The receive CRC16 Field protects the following fields depending upon the mode selection, as defined in configuration register 2. Mode 0 CRC16 not used Mode 1 CRC16 protects SFD				
		Mode 2 CRC16 protects SF		nd Length Field		
	CON	FIGURATION REGISTER 49	ADDRESS (C4h) SFD (HIGH	1)		
Bits 0 - 7	This 8-bit register contains the upper byte bits (8-15) of the SFD used for both the Transmit and Receive header. This register combined with the lower byte represents the 16-bit value for the SFD field.					

	CONFI	GURATION REGISTER 50 AL	DRESS (C8h) SFD (L	OW)			
Bits 0 - 7		This 8-bit register contains the upper byte bits (0-7) of the SFD used for both the Transmit and Receive header. This register combined with the lower byte represents the 16-bit value for the SFD field.					
	CONFIGUR	ATION REGISTER 51 ADDRI	SS (CCh) TX SERVIC	E FIELD			
Bits 0 - 7		rogrammed with the 8-bit value e and should be always a 00h.	of the Service Field to	be transmitted in a	Header. This field is		
	CONFIGURATION	REGISTER 52 ADDRESS (D	0h) TX DATA LENGTH	H FIELD (HIGH)			
Bits 0 - 7	combined with the low	This 8-bit register contains the higher byte (bits 8-15) of the transmit Length Field described in the Header. This byte combined with the lower byte indicates the number of bits to be transmitted in the data packet. CR 52/53 should not be set to 0000h. This value would cause the modem to reset after SFD.					
	CONFIGURATION	I REGISTER 53 ADDRESS (D	4h) TX DATA LENGTI	H FIELD (LOW)			
Bits 0 - 7	combined with the hig	This 8-bit register contains the lower byte bits (0-7) of the transmit Length Field described in the Header. This byte combined with the higher byte indicates the number of bits to be transmitted in the data packet, including the MAC payload header. CR 52/53 should not be set to 0000h. This value would cause the modem to reset after SFD.					
	CONFIGUI	RATION REGISTER 54 ADDR	ESS (D8h) TX CRC16	(HIGH)			
Bits 0 - 7	combined with the low	This 8-bit register contains the upper byte (bits 8-15) of the transmitted CRC16 Field for the Header. This register combined with the lower byte represents a 16-bit CRC16 value calculated by the HSP3824 to protect the transmitted header. The fields protected are selected by configuring the header mode control bits at register address 02.					
	CONFIGUI	RATION REGISTER 55 ADDR	ESS (DCh) TX CRC16	6 (LOW)			
Bits 0 - 7	combined with the high	tains the lower byte (bits 0-7) c ner byte represents a 16-bit CR tected are selected by configu 2	C16 value calculated b	v the HSP3824 to p	rotect the transmitted		
			MSB	LSB			
		RX_CRC16	15 14 13 12 11 10 9	876543210			
		RX_CRC16(HIGH)	7 6 5 4 3 2 1 0				
		RX_CRC16(LOW)		7 6 5 4 3 2 1 0			
		NOTE: The receive CRC16 Field protects the following fields depending upon the mode selection. as defined in register address 02. Mode 0 CRC16 not used Mode 1 CRC16 protects SFD Mode 2 CRC16 protects SFD, and Length Field Mode 3 CRC16 protects Signalling Field, Service Field, and Length Field					
	CONFIGURAT	ION REGISTER 56 ADDRES	S (E0h) TX PREAMBL	E LENGTH			
Bits 0 - 7	This register contains	the count for the Preamble len r of preamble bits. This should	gth counter. This count	ter is programmable			

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747 (407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05



ASIA Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400