

December 1996

16-Bit Numerically Controlled Oscillator

Features

- 25.6MHz, 33MHz Versions
- 32-Bit Center and Offset Frequency Control
- 16-Bit Phase Control
- 8 Level PSK Supported Through Three Pin Interface
- Simultaneous 16-Bit Sine and Cosine Outputs
- Output in Two's Complement or Offset Binary
- <0.008Hz Tuning Resolution at 33MHz
- Serial or Parallel Outputs
- Spurious Frequency Components <-90dBc
- 16-Bit Microprocessor Compatible Control Interface

Applications

- Direct Digital Synthesis
- Quadrature Signal Generation
- Spread Spectrum Communications
- PSK Modems
- Modulation - FM, FSK, PSK (BPSK, QPSK, 8PSK)
- Frequency Hopping Communications
- Precision Signal Generation
- Related Products
 - Use with Data Acquisition Parts HI5731 or HI5741

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HSP45106JC-25	0 to 70	84 Ld PLCC	N84.1.15
HSP45106JC-33	0 to 70	84 Ld PLCC	N84.1.15
HSP45106GC-25	0 to 70	85 Ld CPGA	G85.A
HSP45106GC-33	0 to 70	85 Ld CPGA	G85.A

Description


The Harris HSP45106 is a high performance 16-bit quadrature numerically controlled oscillator (NCO16). The NCO16 simplifies applications requiring frequency and phase agility such as frequency-hopped modems, PSK modems, spread spectrum communications, and precision signal generators. As shown in the block diagram, the HSP45106 is divided into a Phase/Frequency Control Section (PFCS) and a Sine/Cosine Section.

The inputs to the Phase/Frequency Control Section consist of a microprocessor interface and individual control lines. The microfrequency resolution is 32 bits, which provides for resolution of better than 0.008Hz at 33MHz. User programmable center frequency and offset frequency registers give the user the capability to perform phase coherent switching between two sinusoids of different frequencies. Further, a programmable phase control register allows for phase control of better than 0.006°. In applications requiring up to 8-level PSK, three discrete inputs are provided to simplify implementation.

The output of the PFCS is a 28-bit phase which is input to the Sine/Cosine Section for conversion into sinusoidal amplitude. The outputs of the sine/cosine section are two 16-bit quadrature signals. The spurious free dynamic range of this complex vector is greater than 90dBc.

For added flexibility when using the NCO16 in conjunction with DAC's, a choice of either parallel or serial outputs with either two's complement or offset binary encoding is provided. In addition, a synchronization signal is available which indicates serial word boundaries.

Block Diagram



HSP45106

Pinouts

85 PIN CPGA
TOP VIEW


	11	10	9	8	7	6	5	4	3	2	1	
L	GND	SIN0	SIN1	SIN3	SIN5	SIN4	SIN9	SIN12	SIN13	SIN14	DAC STRB	L
K	BINFMT	V _{CC}	CLK	SIN2	V _{CC}	SIN8	SIN10	GND	SIN15	OES	COS0	K
J	INITPAC	PAR/SER			SIN6	SIN7	SIN11			OEC	COS1	J
H	EN PHAC	PACI								COS2	COS3	H
G	ENTI REG	INITT	INHOF						COS6	COS4	COS5	G
F	ENCF REG	ENPO REG	ENOF REG						COS7	COS8	V _{CC}	F
E	CS	GND	WR						COS11	COS10	COS9	E
D	V _{CC}	TEST								GND	COS12	D
C	MOD2	MOD0			C10	C9	C6		INDEX PIN	COS15	COS13	C
B	MOD1	A2	A1	C15	C12	C13	V _{CC}	C4	C1	TICO	COS14	B
A	PMSEL	A0	GND	C0	C0	C0	C0	C0	C0	C2	C0	A
	11	10	9	8	7	6	5	4	3	2	1	PIN 'A1' ID

85 PIN CPGA
BOTTOM VIEW

	1	2	3	4	5	6	7	8	9	10	11	
L	DAC STRB	SIN14	SIN13	SIN12	SIN9	SIN4	SIN5	SIN3	SIN1	SIN0	GND	L
K	COS0	OES	SIN15	GND	SIN10	SIN8	V _{CC}	SIN2	CLK	V _{CC}	BINFMT	K
J	COS1	OEC			SIN11	SIN7	SIN6			PAR/SER	INITPAC	J
H	COS3	COS2								PACI	EN PHAC	H
G	COS5	COS4	COS6						INHOF	INITT	ENTI REG	G
F	V _{CC}	COS8	COS7						ENOF REG	ENPO REG	ENCF REG	F
E	COS9	COS10	COS11						WR	GND	CS	E
D	COS12	GND								TEST	V _{CC}	D
C	COS13	COS15	INDEX PIN		C6	C9	C10			MOD0	MOD2	C
B	COS14	TICO	C1	C4	V _{CC}	C13	C12	C15	A1	A2	MOD1	B
A	C0	C2	C0	C0	C0	C0	C0	C0	GND	A0	PMSEL	A
	1	2	3	4	5	6	7	8	9	10	11	PIN 'A1' ID

HSP45106

Pinouts (Continued)



Pin Description

NAME	TYPE	DESCRIPTION
V _{CC}		+5 power supply pin.
GND		Ground
C0-15	I	Control input bus for loading phase, frequency, and timer data into the PFCS. C0 is LSB.
A0-2	I	Address pins for selecting destination of C0-15 data (Table 2).
\overline{CS}	I	Chip select (Active low). Enables data to be written into control registers by \overline{WR} .
\overline{WR}	I	Write enable (Active low). Data is clocked into the register selected by A0-2 on the rising edge of \overline{WR} when \overline{CS} is low.
CLK	I	Clock. All registers, except the control registers clocked with \overline{WR} , are clocked (when enabled) by the rising edge of CLK.
$\overline{ENPOREG}$	I	Phase Offset Register Enable (Active low). Registered on chip by CLK. When active, after being clocked onto chip, $\overline{ENPOREG}$ enables the clocking of data into the Phase Offset Register. Allows ROM address to be updated regardless of \overline{ENPHAC} .
$\overline{ENOFREG}$	I	Offset Frequency Register Enable (Active low). Registered on chip by CLK. When active, after being clocked onto chip, $\overline{ENOFREG}$ enables the clocking of data into the Offset Frequency Register.
$\overline{ENCFREG}$	I	Center Frequency Register Enable (Active low). Registered on chip by CLK. When active, after being clocked onto chip, $\overline{ENCFREG}$ enables the clocking of data into the Center Frequency Register.
\overline{ENPHAC}	I	Phase Accumulator Register Enable (Active low). Registered on chip by CLK. When active, after being clocked onto chip, \overline{ENPHAC} enables the clocking of data into the Phase Accumulator Register.
$\overline{ENTIREG}$	I	Timer Increment Register Enable (Active low). Registered on chip by CLK. When active, after being clocked onto chip, $\overline{ENTIREG}$ enables the clocking of data into the Timer Increment Register.
INHOFR	I	Inhibit Offset Frequency Register Output (active low). Registered on chip by CLK. When active, after being clocked onto chip, INHOFR zeroes the data path from the Offset Frequency Register to the Frequency Adder. New data can be still clocked into the Offset Frequency Register. \overline{INHOFR} does not affect the contents of the register.
INITPAC	I	Initialize Phase Accumulator (Active low). Registered on chip by CLK. Zeroes the feedback path in the Phase Accumulator. Does not clear the Phase Accumulator Register.

Pin Description (Continued)

NAME	TYPE	DESCRIPTION
MOD0-2	I	Modulation Control Inputs. When selected with the PMSEL line, these bits add an offset of 0, 45, 90, 135, 180, 225, 270, or 315 degrees to the current phase (i.e., modulate the output). The lower 13 bits of the phase control are set to zero. These bits are registered when the Phase Offset Register is enabled.
PMSEL	I	Phase Modulation Select input. Registered on chip by CLK. This input determines the source of the data clocked into the Phase Offset Register. When high, the Phase Input Register is selected. When low, the external modulation pins (MOD0-2) control the three most significant bits of the Phase Offset Register and the 13 least significant bits are set to zero.
PACI	I	Phase Accumulator Carry Input (Active low). Registered on chip by CLK.
INITTAC	I	Initialize Timer Accumulator (Active low). This input is registered on chip by CLK. When active, after being clocked onto chip, INITTAC enables the clocking of data into the Timer increment Register, and also zeroes the feedback path in the Timer Accumulator.
TEST	I	Test select input. Registered on chip by CLK. This input is active high. When active, this input enables test busses to the outputs instead of the sine and cosine data.
PAR/SER	I	Parallel/Serial Output Select. This input is registered on chip by CLK. When low, the sine and cosine outputs are in serial mode. The output shift registers will load in new data after $\overline{\text{ENPHAC}}$ goes low and will start shifting the data out after $\overline{\text{ENPHAC}}$ goes high. When this input is high, the output registers are loaded every clock and no shifting takes place.
BINFMT	I	Format. This input is registered on chip by CLK. When low, the MSB of the SIN and COS are inverted to form an offset binary (unsigned) number.
$\overline{\text{OES}}$	I	Three-state control for bits SIN0-15. Outputs are enabled when $\overline{\text{OES}}$ is low.
$\overline{\text{OEC}}$	I	Three-state control for bits COS0-15. Outputs are enabled when $\overline{\text{OEC}}$ is low.
$\overline{\text{TICO}}$	O	Timer Accumulator Carry Output. Active low, registered. This output goes low when a carry is generated by the Timer Accumulator.
$\overline{\text{DACSTRB}}$	O	DAC Strobe (Active low). In serial mode, this output will go low when the first bit of a new output word is valid at the shift register output. This pin is active only in serial mode.
SIN0-15	O	Sine output data. When parallel mode is enabled, data is output on SIN0-15. When serial mode is enabled, output data bits are shifted out of SIN15 and SIN0. The bit stream on SIN 15 is provided MSB first while the bit stream on SIN0 is provided LSB first.
COS0-15	O	Cosine output data. When parallel mode is enabled, data is output on COS0-15. When serial mode is enabled, output data bits are shifted out of COS15 and COS0. The bit stream on COS15 is provided MSB first while the bit stream in COS0 is provided LSB first.
Index Pin		Used to align chip in socket or on circuit board. Must be left as a no connect in circuit.

Functional Description

The 16-bit Numerically Controlled Oscillator (NCO16) produces a digital complex sinusoid waveform whose frequency and phase are controlled through a standard microprocessor interface and discrete inputs. The NCO16 generates 16-bit sine and cosine vectors at a maximum sample rate of 33MHz. The NCO16 can be preprogrammed to produce a constant (CW) sine and cosine output for Direct Digital Synthesis (DDS) applications. Alternatively, the phase and frequency inputs can be updated in real time to produce a FM, PSK, FSK, or MSK modulated waveform. To simplify PSK generation, a 3 pin interface is provided to support modulation of up to 8 levels.

As shown in the Block Diagram, the NCO16 is comprised of a Phase and Frequency Control Section (PFCS) and Sine/Cosine Section. The PFCS stores the phase and frequency control inputs and uses them to calculate the phase angle of a rotating complex vector. The Sine/Cosine Section performs a lookup on this phase and generates the appropriate amplitude values for the sine and cosine. These quadrature outputs may be configured as serial or parallel with either two's complement or offset binary format.

Phase/Frequency Control Section

The phase and frequency of the quadrature outputs are controlled by the PFCS (Figure 1). The PFCS generates a 32-bit word which represents the instantaneous phase (Sin/Cos argument) of the sine and cosine waves being generated. This phase is incremented on the rising edge of each CLK by the preprogrammed amounts in the phase and frequency control registers. As the instantaneous phase steps from 0 through full scale ($2^{32} - 1$), the phase of the quadrature outputs proceeds from 0^0 around the unit circle counter clockwise.

The PFCS is comprised of a Phase Accumulator Section, Phase Offset adder, Input Section, and a Timer Accumulator Section. The Phase Accumulator computes the instantaneous phase angle from user programmed values in the Center and Offset Frequency Registers. This angle is then fed into the Phase Offset adder where it is offset by the pre-programmed value in the Phase Offset Register. The Input Section routes data from a microprocessor compatible control bus and discrete input signals into the appropriate configuration registers. The Timer Accumulator supplies a pulse to mark the passage of a user programmed period of time.




FIGURE 1. PHASE AND FREQUENCY CONTROL SECTION BLOCK DIAGRAM

Input Section

The Input Section loads the data on C0-15 into one of the seven input registers, the LSB and MSB Center Frequency Input Registers, the LSB and MSB Offset Frequency Registers, the LSB and MSB Timer Input Registers, and the Phase Input Register. The destination depends on the state of A0-2 when \overline{CS} and \overline{WR} are low (Table 1).

TABLE 1. ADDRESS DECODE MAPPING

A2-0 DECODING					FUNCTION
A2	A1	A0	\overline{CS}	\overline{WR}	
0	0	0	0	↑	Load least significant bits of Center Frequency input.
0	0	1	0	↑	Load most significant bits of Center Frequency input.
0	1	0	0	↑	Load least significant bits of Offset Frequency input.
0	1	1	0	↑	Load most significant bits of Offset Frequency input.
1	0	0	0	↑	Load least significant bits of Timing Interval input.
1	0	1	0	↑	Load most significant bits of Timing Interval input.
1	1	0	0	↑	Load Phase Register
1	1	1	0	↑	Reserved
X	X	X	1	X	Input Disabled

Once the input registers have been loaded, the control inputs $\overline{ENCFREG}$, $\overline{ENOFREG}$, $\overline{ENTIREG}$, $\overline{ENCTIREG}$, and $\overline{ENPOREG}$ will allow the input registers to be downloaded to the PFCS control registers with the input CLK. The control inputs are latched on the rising edge of CLK and the control registers are updated on the rising edge of the following CLK. For example, to load the Center Frequency Register, the data is loaded into the LSB and MSB Center Frequency Input Register, and $\overline{ENCFREG}$ is set to zero; the next rising edge of CLK will pass the registered version of $\overline{ENCFREG}$, $R.ENCFREG$, to the clock enable of the Center Frequency Register; this register then gets loaded on the following rising edge of CLK. The contents of the input registers are downloaded to the control registers every clock if the control inputs are enabled.

Phase Accumulator Section

The Phase Accumulator adds the 32-bit output of the Frequency Adder with the contents of a 32-bit Phase Accumulator Register on every clock cycle. When the sum causes the adder to overflow, the accumulation continues with the least significant 32 bits of the result.

Initializing the Phase Accumulator Register is done by putting a low on the $\overline{INITPAC}$ and \overline{ENPHAC} lines. This zeroes the feedback path to the accumulator, so that the register is loaded with the current value of the Frequency Adder on the next clock.

The frequency of the quadrature outputs is based on the number of clock cycles required to step from 0 to full scale. The number of steps required for this transition depends on the phase increment calculated by the frequency adder. For example, if the Center and Offset Frequency registers are

programmed such that the output of the Frequency Adder is 4000 0000 hex, the Phase Accumulator will step the phase from 0 to 360 degrees every 4 clock cycles. Thus, for a 30MHz CLK, the quadrature outputs will have a frequency of 30/4MHz or 7.5MHz. In general, the frequency of the quadrature output is determined by:

$$(EQ. 1)$$

$$N = INT \left[\left(\frac{F_{OUT}}{F_{CLK}} \right) 2^{32} \right], \quad (EQ. 2)$$

where N is the 32 bits of frequency control word that is programmed. INT[*] is the integer of the computation. For example, if the control word is 20000000 hexadecimal and the clock frequency is 30MHz, then the output frequency would be $F_{CLK}/8$, or 3.75MHz.

The Frequency Adder sums the contents of both the Center and Offset Frequency Registers to produce a phase increment. By enabling \overline{INHOFR} , the output of the Offset Frequency Register is disabled so that the output frequency is determined from the Center Frequency Register alone. For BFSK modems, \overline{INHOFR} can be asserted/ de-asserted to toggle the quadrature outputs between two programmed frequencies. **NOTE: Enabling/disabling \overline{INHOFR} preserves the contents of the Offset Frequency Register.**

Phase Offset Adder

The output of the Phase Accumulator goes to the Phase Offset Adder, which adds the 16-bit contents of the Phase Offset Register to the 16 MSBs of the phase. Twenty-eight (28) bits of the resulting 32-bit number forms the instantaneous phase which is fed to the Sine/Cosine Section.

The user has the option of loading the Phase Offset Registers with the contents of the Phase Input Register or with the MOD0-2 inputs depending on the state of PMSEL. When PMSEL is high, the contents of the Phase Input Register are loaded. If PMSEL is low, MOD0-2 encode the upper 3 bits of the Phase Offset Register while the lower 13 bits are cleared. The MOD0-2 inputs simplify PSK modulation by providing a 3 input interface to phase modulate the carrier as shown in Table 2. The control input ENPOREG acts as a clock enable and must be low to enable clocking of data into the Phase Offset Register.

TABLE 2. MODULATION CONTROL MAP

MOD2-0 DECODING			
MOD2	MOD1	MOD0	PHASE SHIFT (DEGREES)
0	0	0	0
0	0	1	45
0	1	0	90
0	1	1	135
1	0	0	270
1	0	1	315
1	1	0	180
1	1	1	225

Timer Accumulator Section

The Timer Accumulator consists of a register which is incremented on every clock. The amount by which it increments is loaded into the Timer Increment Input Registers and is latched into the Timer Increment Register on rising edges of CLK while ENTIREG is low. The output of the Timer Accumulator is the accumulator carry out, \overline{TICO} . \overline{TICO} can be used as a timer to enable the periodic sampling of the output of the NCO-16. The number programmed into this register equals:

$$(EQ. 3)$$

where $INT[\bullet]$ is the integer of the computation.

Sine/Cosine Section

The Sine/Cosine Section (Figure 2) converts the instantaneous phase from the PFCS Section into the appropriate amplitude values for the sine and cosine outputs. It takes the most significant 20 bits of the PFCS output and passes them through a Sine/Cosine look up to form the 16-bit quadrature outputs. The sine and cosine values are computed to reduce the amount of ROM needed. The magnitude of the error in the computed value of the complex vector is less than -90.2dB. The error in the sine or cosine alone is approximately 2dB better. The 20-bit phase word maps into 2π radians so that the angular resolution is $(2\pi)/2^{20}$. An address of zero corresponds to 0 radians and an address of hex FFFFF corresponds to $2\pi - ((2\pi)/2^{20})$ radians. The outputs of the Sine/Cosine Section are two's complement sine and cosine values. The ROM contents have been scaled by $(2^{16}-1)/(2^{16}+1)$ for symmetry about zero.

To simplify interfacing with D/A converters, the format of the sine/cosine outputs may be changed to offset binary by enabling \overline{BINFMT} . When \overline{BINFMT} is enabled, The MSB of the Sine and Cosine outputs (SIN15 and COS15 when the outputs are in parallel mode) are inverted. Depending upon the state of \overline{BINFMT} , the output is centered around midscale and ranges from 8001H to 7FFFH (two's complement mode) or 0001H to FFFFH (offset binary mode).

Serial output mode may be chosen by enabling $\overline{PAR/SER}$. In this mode the user loads the output shift registers with Sine/Cosine ROM output by enabling \overline{ENPHAC} . After \overline{ENPHAC} goes inactive the data is shifted out serially. For example, to clock out one 16-bit sine/cosine output, \overline{ENPHAC} would be active for one cycle to load the output shift register, and would then go inactive for the following 15 cycles to clock the remaining bits out. Output bit streams are provided in formats with either MSB first or LSB first. The MSB first format is available on the SIN15 and COS15 output pins. The LSB first format is available on the SIN0 and COS0 output pins. In MSB first format, zero's follow the LSB if a new output word is not loaded into the shift register. In LSB first format, the sine extension bit follows the MSB if a new data word is not loaded. The output signal $\overline{DACSTRB}$ is provided to signal the first bit of a new output word is valid (Figure 3). **NOTE: All unused pins of SIN0-15 and COS0-15 should be left floating.**

A test mode is supplied which enables the user to access the phase input to the Sine/Cosine ROM. If TEST and $\overline{PAR/SER}$ are both high, the 28 MSBs of the phase input to the Sine/Cosine Section are made available on SIN0-15 and COS4-15. The SIN0-15 outputs represent the MSW of the address.




FIGURE 2. SINE/COSINE SECTION BLOCK DIAGRAM




FIGURE 3. SERIAL OUTPUT I/O TIMING DIAGRAM

HSP45106

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Supply Voltage +8.0V
 Input, Output or I/O Voltage Applied. GND -0.5V to $V_{CC} + 0.5V$
 ESD Classification Class 1

Operating Conditions

Voltage Range +4.75V to +5.25V
 Temperature Range 0°C to 70°C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} ($^\circ\text{C}/\text{W}$)	θ_{JC} ($^\circ\text{C}/\text{W}$)
PLCC Package	36	N/A
CPGA Package	36	7
Maximum Junction Temperature		
PLCC Package		150°C
CPGA Package		175°C
Maximum Storage Temperature Range		-65°C to 150°C
Lead Temperature (Soldering, 10s)		300°C
(PLCC - Lead Tips Only)		

Die Characteristics

Backside Potential V_{CC}

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Logical One Input Voltage	V_{IH}	$V_{CC} = 5.25V$	2.0	-	V
Logical Zero Input Voltage	V_{IL}	$V_{CC} = 4.75V$	-	0.8	V
High Level Clock Input	V_{IHC}	$V_{CC} = 5.25V$	3.0	-	V
Low Level Clock Input	V_{ILC}	$V_{CC} = 4.75V$	-	0.8	V
Output HIGH Voltage	V_{OH}	$I_{OH} = -400\mu\text{A}$, $V_{CC} = 4.75V$	2.6	-	V
Output LOW Voltage	V_{OL}	$I_{OL} = +2.0\text{mA}$, $V_{CC} = 4.75V$	-	0.4	V
Input Leakage Current	I_I	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.25V$	-10	10	μA
I/O Leakage Current	I_O	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 5.25V$	-10	10	μA
Standby Power Supply Current	I_{CCSB}	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.25V$, Note 4	-	500	μA
Operating Power Supply Current	I_{CCOP}	$f = 25.6\text{MHz}$, $V_{IN} = V_{CC}$ or GND $V_{CC} = 5.25V$, Notes 2 and 4	-	180	mA

Capacitance $T_A = 25^\circ\text{C}$, Note 3

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Input Capacitance	C_{IN}	FREQ = 1MHz, $V_{CC} = \text{Open}$. All measurements are referenced to device ground	-	10	pF
Output Capacitance	C_O		-	10	pF

NOTES:

- Power supply current is proportional to operating frequency. Typical rating for I_{CCOP} is 7mA/MHz.
- Not tested, but characterized at initial design and at major process/design changes.
- Output load per test load circuit with switch open and $C_L = 40\text{pF}$.

HSP45106


AC Electrical Specifications $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$ (Note 5)

PARAMETER	SYMBOL	NOTES	25.6MHz		33MHz		UNITS
			MIN	MAX	MIN	MAX	
CLK Period	t_{CP}		39	-	30	-	ns
CLK High	t_{CH}		15	-	12	-	ns
CLK Low	t_{CL}		15	-	12	-	ns
\overline{WR} Period	t_{WP}		39	-	30	-	ns
\overline{WR} High	t_{WH}		15	-	12	-	ns
\overline{WR} Low	t_{WL}		15	-	12	-	ns
Setup Time A0-2, \overline{CS} to \overline{WR} Going High	t_{AWS}		13	-	13	-	ns
Hold Time A0-2, \overline{CS} from \overline{WR} Going High	t_{AWH}		1	-	1	-	ns
Setup Time C0-15 to \overline{WR} Going High	t_{CWS}		15	-	15	-	ns
Hold Time C0-15 from \overline{WR} Going High	t_{CWH}		0	-	0	-	ns
Setup Time \overline{WR} High to CLK High	t_{WC}	Note 6	16	-	12	-	ns,
Setup Time MOD0-2 to CLK Going High	t_{MCS}		15	-	15	-	ns
Hold Time MOD0-2 from CLK Going High	t_{MCH}		0	-	0	-	ns
Setup Time $\overline{ENPOREG}$, $\overline{ENOFREG}$, $\overline{ENCFREG}$, \overline{ENPHAC} , $\overline{ENTIREG}$, \overline{INHOFR} , \overline{PMSEL} , $\overline{INITPAC}$, \overline{BINFMT} , \overline{TEST} , $\overline{PAR/SER}$, \overline{PACI} , $\overline{INITTAC}$ to CLK Going High	t_{ECS}		12	-	12	-	ns
Hold Time $\overline{ENPOREG}$, $\overline{ENOFREG}$, $\overline{ENCFREG}$, \overline{ENPHAC} , $\overline{ENTIREG}$, \overline{INHOFR} , \overline{PMSEL} , $\overline{INITPAC}$, \overline{BINFMT} , \overline{TEST} , $\overline{PAR/SER}$, \overline{PACI} , $\overline{INITTAC}$ from CLK Going High	t_{ECH}		0	-	0	-	ns
CLK to Output Delay SIN0-15, COS0-15, \overline{TICO}	t_{DO}		-	18	-	15	ns
CLK to Output Delay $\overline{DACSTRB}$	t_{DSO}		2	18	2	15	ns
Output Enable Time	t_{OE}		-	12	-	12	ns
Output Disable Time	t_{OD}	Note 7	-	15	-	15	ns
Output Rise, Fall Time	t_{RF}	Note 7	-	8	-	8	ns

NOTES:

- AC testing is performed as follows: Input levels (CLK Input) 4.0V and 0V; Input levels (all other inputs) 0V and 3.0V; Timing reference levels (CLK) 2.0V; All others 1.5V. Output load per test load circuit with switch closed and $C_L = 40pF$. Output transition is measured at $V_{OH} > 1.5V$ and $V_{OL} < 1.5V$.
- If $\overline{ENOFREG}$, $\overline{ENCFREG}$, $\overline{ENTIREG}$, or $\overline{ENPOREG}$ are active, care must be taken to not violate setup and hold times to these registers when writing data into the chip via the C0-15 port.
- Controlled via design or process parameters and not directly tested. Characterized upon initial design and after major process and/or changes.

AC Test Load Circuit



NOTE: Test head capacitance.

Waveforms




FIGURE 4. SYNCHRONOUS TIMING




FIGURE 5. ASYNCHRONOUS TIMING




FIGURE 6. OUTPUT ENABLE, DISABLE TIMING



FIGURE 7. OUTPUT RISE AND FALL TIMES