



# CY2907

## General Purpose Clock Synthesizer

### Features


- Highly configurable single PLL clock synthesizer provides all clocking requirements for numerous applications
- Compatible with all industry standard 9107 and 9108 pinouts.
- 1 MHz to 32 MHz input reference frequency (depending on option)
- Up to 16 user-selectable output frequencies in one configuration
- Output frequencies from 2 MHz to 120 MHz at 5.0V (2 MHz to 90 MHz at 3.3V)
  - Secondary output clock available (REFCLK) as a function of CLKA or as a buffered reference clock
- EPROM programmability for Quick-turn custom versions much faster than metal mask design change
- Power-down function available
- ± 250ps absolute jitter

- Available in 8-pin or 14-pin SOIC packages
- 3.3V or 5.0V operation

### Functional Description

The CY2907 is a general-purpose Clock Synthesizer/Driver chip. The CY2907 generates multiple system clocks at different frequencies from a single reference frequency input. The CY2907 can be used in a wide variety of applications — from graphics to PC motherboards to disk drives. Any application that requires more than one clock frequency can benefit from using the CY2907.

The CY2907 is configured with an EPROM array, making it easily customizable for any application. Custom versions of the CY2907 with user-defined features and frequencies are available. Refer to the custom configuration form at the back of this document and contact your local Cypress representative for more details. The CY2907 is compatible with all industry standard 9107 and 9108 clock synthesizers.



**Note:**

1. Additional configurations available. Refer to the custom configuration form at the back of this document, and contact your local Cypress representative for more information.

**Pin Summary**

Name	Option:		Description
	-03,-11	-05,-10	
	Pin Number		
S1	1	5	Frequency select (CLKA) (Internal pull-up resistor to V <sub>DD</sub> )
S2	2		Frequency select (CLKA) (Internal pull-up resistor to V <sub>DD</sub> )
S3	3		Frequency select (CLKA) (Internal pull-up resistor to V <sub>DD</sub> )
V <sub>SS</sub>	4	2	Ground
V <sub>SS</sub>	5		Ground
PD	6		Power Down (active LOW) (Internal pull-up resistor to V <sub>DD</sub> )
XTALIN <sup>[2]</sup>	7	3	Reference crystal input
XTALOUT <sup>[2,3]</sup>	8	4	Reference crystal feedback
OER	9		REFCLK Output enable (active HIGH) (Internal pull-up resistor to V <sub>DD</sub> )
OEA	10		CLKA Output enable (active HIGH) (Internal pull-up resistor to V <sub>DD</sub> )
CLKA	11	6	Clock output
V <sub>DD</sub>	12	7	Voltage supply
REFCLK	13	8	Reference clock output
S0	14	1	Frequency select (CLKA) (Internal pull-up resistor to V <sub>DD</sub> )

**Select Pin Definitions<sup>[1]</sup>**

Option				-03 <sup>[4]</sup>	-11	Option			
Input Frequency (MHz)				14.318	14.318	Input Frequency (MHz)			
Select Pins:				Output Frequency (MHz):		Select Pins:			
S3	S2	S1	S0	CLKA	CLKA	S1	S0	CLKA	CLKA
0	0	0	0	16.00	16.00	0	0	40.01	25.057
0	0	0	1	39.99	33.39	0	1	50.11	33.289
0	0	1	0	50.11	50.11	1	0	66.61	40.006
0	0	1	1	80.01	80.01	1	1	80.01	50.113
0	1	0	0	66.58	66.58				
0	1	0	1	100.23	100.23				
0	1	1	0	8.02	60.00				
0	1	1	1	4.01	4.01				
1	0	0	0	8.02	8.02				
1	0	0	1	20.00	20.05				
1	0	1	0	25.06	25.06				
1	0	1	1	40.01	39.99				
1	1	0	0	33.29	33.25				
1	1	0	1	50.11	50.11				
1	1	1	0	4.01	30.00				
1	1	1	1	2.05	4.01				

**Notes:**

- For best accuracy, use a parallel-resonant crystal. C<sub>LOAD</sub> = 17 pF.
- Float XTALOUT pin if XTALIN is driven by reference clock (as opposed to crystal).
- CY2907-3 has smooth frequency transitions between any of the two groups of eight frequencies (S3 = 0 or S3 = 1), so that the device will switch glitch-free between 4-100 MHz and 2-50 MHz.



**Maximum Ratings**

(Beyond which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage ..... -0.5 to +7.0V  
 Input Voltage ..... -0.5V to  $V_{DD}+0.5V$

Storage Temperature (Non-Condensing) ... -65°C to +150°C  
 Max. Soldering Temperature (10 sec) ..... +260°C  
 Junction Temperature ..... +150°C  
 Static Discharge Voltage ..... >2000V  
 (per MIL-STD-883, Method 3015)

**Operating Conditions<sup>[5]</sup>**

Parameter	Description	Min.	Max.	Unit
$V_{DD}$	Supply Voltage, 5V Operation	4.5	5.5	V
$V_{DD}$	Supply Voltage, 3.3V Operation	3.0	3.7	V
$T_A$	Operating Temperature, Ambient	0	70	°C
$C_L$	Max. Capacitive Load		15	pF

**Electrical Characteristics at 5.0V**  $V_{DD} = 4.5V$  to  $5.5V$ ,  $T_A = 0°C$  to  $+70°C$

Parameter	Description	Test Conditions			Min.	Max.	Unit
$V_{IH}$	High-level Input Voltage	Except Crystal Inputs			2.0		V
$V_{IL}$	Low-level Input Voltage	Except Crystal Inputs				0.8	V
$V_{OH}^{[6]}$	High-level Output Voltage	$V_{DD} = V_{DD} \text{ Min.}$	$I_{OH} = -30 \text{ mA}$	CLKA	2.4		V
$V_{OL}^{[6]}$	Low-level Output Voltage	$V_{DD} = V_{DD} \text{ Min.}$	$I_{OL} = 10 \text{ mA}$	CLKA		0.4	V
$I_{OH}^{[6]}$	Output High Current	$V_{OH} = 2.0V$				-35	mA
$I_{OL}^{[6]}$	Output Low Current	$V_{OL} = 0.8V$			22		mA
$I_{IH}$	Input High Current	$V_{IH} = V_{DD}$			-2	2	μA
$I_{IL}$	Input Low Current	$V_{IL} = 0V$				20	μA
$I_{DD}^{[7]}$	Power Supply Current	$\overline{PD}$ HIGH, 50 MHz				42	mA
$I_{DD}$	Power Supply Current	$\overline{PD}$ LOW, Logic Inputs LOW				100	μA
$I_{DD}$	Power Supply Current	$\overline{PD}$ LOW, Logic Inputs HIGH				40	μA
$R_{PU}^{[6]}$	Pull-up resistor	$V_{IN} = V_{DD} - 1.0 V$				700	kΩ

**Electrical Characteristics at 3.3V**  $V_{DD} = 3.0V$  to  $3.7V$ ,  $T_A = 0°C$  to  $+70°C$

Parameter	Description	Test Conditions			Min.	Max.	Unit
$V_{IH}$	High-level Input Voltage	Except Crystal Inputs			$0.7 \cdot V_{DD}$		V
$V_{IL}$	Low-level Input Voltage	Except Crystal Inputs				$0.2 \cdot V_{DD}$	V
$V_{OH}^{[6]}$	High-level Output Voltage	CLKA, $I_{OH} = -5 \text{ mA}$			$0.85 \cdot V_{DD}$		V
$V_{OL}^{[6]}$	Low-level Output Voltage	CLKA, $I_{OL} = 6 \text{ mA}$				$0.1 \cdot V_{DD}$	V
$I_{OH}^{[6]}$	Output High Current	$V_{OH} = 0.7 \cdot V_{DD}$				-10	mA
$I_{OL}^{[6]}$	Output Low Current	$V_{OL} = 0.2 \cdot V_{DD}$			15		mA
$I_{IH}$	Input High Current	$V_{IH} = V_{DD}$			-2	2	μA
$I_{IL}$	Input Low Current	$V_{IL} = 0V$				10	μA
$I_{DD}^{[7]}$	Power Supply Current	$\overline{PD}$ HIGH, CLKA = 50 MHz				40	mA
$I_{DD}$	Power Supply Current	$\overline{PD}$ LOW, Logic Inputs LOW				40	μA
$I_{DD}$	Power Supply Current	$\overline{PD}$ LOW, Logic Inputs HIGH				12	μA
$R_{PU}^{[6]}$	Pull-up resistor	$V_{IN} = V_{DD} - 0.5V$				900	kΩ

**Notes:**

- Electrical parameters are guaranteed with these operating conditions.
- Guaranteed by design, not 100% tested in production
- Load = max. typical configuration,  $f_{REF} = 14.318 \text{ MHz}$ . Specific configurations may vary. A close approximation of  $I_{DD}$  can be derived by the following formula:  
 $I_{DD} \text{ (mA)} = V_{DD} \cdot (6.25 + (0.055 \cdot f_{REF}) + (0.0017 \cdot C_{LOAD} \cdot (f_{CLKA} + REFCLK)))$ .  $C_{LOAD}$  is specified in pF and F is specified in MHz.

**Switching Characteristics at 5.0V** <sup>[6]</sup>

Parameter	Output	Description	Test Conditions	Min.	Max.	Unit
t <sub>R</sub>	CLKA	Output Rise Time 0.8V to 2.0V	15 pF Load		1.40	ns
t <sub>F</sub>	CLKA	Output Fall Time 2.0V to 0.8V	15 pF Load		1.00	ns
t <sub>R</sub>	CLKA	Output Rise Time 20% to 80%	15 pF Load		3.5	ns
t <sub>F</sub>	CLKA	Output Fall Time 80% to 20%	15 pF Load		2.5	ns
t <sub>D</sub>	CLKA	Duty Cycle	15 pF Load at 1.4V	45.0	55.0	%
F <sub>I</sub>	XTALIN	Input Frequency	Crystal Oscillator	10	25	MHz
F <sub>I</sub>	XTALIN	Input Frequency	External Input Clock <sup>[6]</sup>	1	32	MHz
F <sub>O</sub>	CLKA	Output Frequency		2.0	120.0	MHz
t <sub>JIS</sub>	CLKA	Jitter (One Sigma)	20 MHz to 100 MHz		150	ps
t <sub>JIS</sub>	CLKA	Jitter (One Sigma)	14 MHz to 20 MHz		200	ps
t <sub>JIS</sub>	CLKA	Jitter (One Sigma)	Less than 14 MHz		1	%
t <sub>JAB</sub>	CLKA	Jitter (Absolute)	20 MHz to 100 MHz	- 250	+ 250	ps
t <sub>JAB</sub>	CLKA	Jitter (Absolute)	14 MHz to 20 MHz	- 500	+ 500	ps
t <sub>JAB</sub>	CLKA	Jitter (Absolute)	Less than 14 MHz		3	%
t <sub>PU</sub>		Power-up Time			18	ms
t <sub>FT</sub>	CLKA	Transition Time	8 MHz to 66.6 MHz		13	ms

**Switching Characteristics at 3.3V** <sup>[6]</sup>


Parameter	Output	Description	Test Conditions	Min.	Max.	Unit
t <sub>R</sub>	CLKA	Output Rise Time 20% to 80%	15 pF Load		3.5	ns
t <sub>F</sub>	CLKA	Output Fall Time 80% to 20%	15 pF Load		2.5	ns
t <sub>D</sub>	CLKA	Duty Cycle	15 pF Load at 1.4V	40.0	53.0	%
F <sub>I</sub>	XTALIN	Input Frequency	Crystal Oscillator	10	25	MHz
F <sub>I</sub>	XTALIN	Input Frequency	External Input Clock <sup>[8]</sup>	1	32	MHz
F <sub>O</sub>	CLKA	Output Frequency		2.0	90.0	MHz
t <sub>JIS</sub>	CLKA	Jitter (One Sigma)	25 MHz to 85 MHz		150	ps
t <sub>JIS</sub>	CLKA	Jitter (One Sigma)	14 MHz to 25 MHz		200	ps
t <sub>JIS</sub>	CLKA	Jitter (One Sigma)	Less than 14 MHz		1	%
t <sub>JAB</sub>	CLKA	Jitter (Absolute)	25 MHz to 85 MHz	-250	+250	ps
t <sub>JAB</sub>	CLKA	Jitter (Absolute)	14 MHz to 25 MHz	-500	+500	ps
t <sub>JAB</sub>	CLKA	Jitter (Absolute)	Less than 14 MHz		3	%
t <sub>PU</sub>		Power-up Time			18	ms
t <sub>FT</sub>	CLKA	Transition Time	8 MHz to 66.6 MHz		13	ms

**Notes:**

8. Please refer to the application note "Crystal Oscillator Topics" when using an external reference clock as an input frequency source.


### Switching Waveforms

#### Frequency Select Change (Transition Time)




#### Duty Cycle Timing


$$t_D = t_2 \div t_1$$



#### All Outputs Rise/Fall Time



#### Test Circuit



Note: All capacitors should be placed as close to each pin as possible.

#### Ordering Information


Ordering Code	Package Name	Package Type	Operating Range
CY2907SC-xxx	S8, S14	8-pin or 14-pin SOIC	Commercial



**Package Diagram**

**8-Lead (150-Mil) SOIC S8**

PIN 1 ID IS OPTIONAL,  
 ROUND ON SINGLE LEADFRAME  
 RECTANGULAR ON MATRIX LEADFRAME



**14-Lead SOIC S14**

